The Summit View: From the high-altitude perspective of an Architect, the goal is not just to see the circuit, but to understand the entire ecosystem. As the Ibex watches the valley, I oversee the intersection of hardware, software, and power to ensure architectural grace.

The Goatherd

The Seasoned Presence

Current Status: Active: Open for SOW/FTC in EMEA/UK
Location: Wiltshire(BRS–OXF–BHX) and Greece in the southern EU

Click for More Details

⏳ Professional Expertise: Semiconductor Hub

Strategic Oversight & Advisory (The Ibex)
2020 — 2025 | Logiicdev GmbH (Remote, Graz) — Chief Adviser / CTO

Led Horizon EU bids; mentored interns on AI/ML in battery projects; guided UAV HW design.

▼ Reveal Technical Coalface (The Fuchs)
Horizon EU Bids BMS AI/ML UAV HW Global Team Lead
Tier 1 Semiconductor Hub (The Goatherd)
2023 — 2023 | Texas Instruments (Freising) — ISFET Characterisation Specialist

Setup of custom microfluidics MEMS wafer‑prober stations.

▼ Reveal Technical Coalface (The Fuchs)
MEMS Microfluidics Wafer-Prober ISFET
2022 — 2023 | Renesas (ex‑Dialog), Germering — Contractor Mixed-Signal Specialist

Validation & triage for high‑efficiency BOOST converters.

▼ Reveal Technical Coalface (The Fuchs)
Mixed-Signal Boost Converters Silicon Triage
2021 — 2022 | Infineon AG (Am Campeon) — Post‑Si Component Verification

Automotive-grade SiC/IGBT gate driver & FMEDA.

▼ Reveal Technical Coalface (The Fuchs)
SiC/IGBT ISO 26262 FMEDA Gate Drivers
2020 — 2021 | Infineon AG (Am Campeon) — Embedded T&V Engineer

FMCW radar embedded validation in an Agile/Bare‑Metal environment.

▼ Reveal Technical Coalface (The Fuchs)
FMCW Radar Bare-Metal Agile T&V
2018 — 2020 | Texas Instruments (Freising) — Validation Expert

Low‑noise, dynamic validation for high‑performance DCDC stages.

▼ Reveal Technical Coalface (The Fuchs)
Low-Noise DCDC Dynamic Validation
2018 — 2019 | Dialog Semiconductor (Germering) — Evaluation/Validation Engineer

Mixed‑Signal PMIC (Buck DCDC) evaluation on key milestones.

▼ Reveal Technical Coalface (The Fuchs)
PMIC Buck DCDC Milestone Eval
Baseband & Foundation Engineering (The Fuchs)
2010 — 2014 | Intel Mobile Communications (Nürnberg) — Senior Baseband Digital Design Engineer

2G/3G/4G platform design verification & FAE support.

▼ Reveal Technical Coalface (The Fuchs)
4G/LTE SoC FAE Support Verification
2006 — 2009 | Ericsson/ST (Nürnberg) — Consultant HW

Power systems on FPGA-based platforms; 3-phase core supplies and ideal-diode OR-ing.

▼ Reveal Technical Coalface (The Fuchs)
FPGA 3-Phase Power Ideal-Diode 3GPP
1992 — 2003 | UK Engineering Foundation — Design Authority & Lead Engineer

M25 MIDAS infrastructure; ISO 13485 medical diagnostics; ARM-based handhelds.

▼ Reveal Technical Coalface (The Fuchs)
Design Authority ISO 13485 MIDAS ARM Architecture

🌍 Endnote The moniker “Der Fuchs” originates from my time contracting at Ericsson (later as ST Ericsson) located in the separatist Franconian state of modern Germany. It reflects the German idiom **“Der Fuchs findet den Fehler, den keiner sieht” — the fox finds the flaw no one else sees [our clever fox]. — a recognition of my diagnostic intuition and ability to resolve elusive system-level issues. I remained with the programme for four years — unusually long for a contractor — reflecting the trust and reliance the team placed in my pivotal designs and diagnostic work.